|
Main / Serial
interrupt vs. DMA UART data rates are interesting. Usually you only see that common set used by default, but I've seen one instance of an FPGA/ASIC interface bump it up to 1.6mbps. Usually implemented using only the two lines, TX/RX plus ground. UART does not have a clock line, the A is for asynchronous, so it needs independent shared rate clocks on both ends. Can add RTS/CTS lines, but not often used. |